



1/19




Fig. 1




Fig. 2



2/19




Fig. 3




Fig. 4




Fig. 5



3/19




Fig. 6




Fig. 7



4/19




Fig. 8





Fig. 9



5/19




Fig. 10




Fig. 11




Fig. 12



6/19




Fig. 13




Fig. 14

+



7/19




Fig. 15




Fig. 16



8/19




Fig. 17




Fig. 18



9/19




Fig. 19




Fig. 20



10/19




Fig. 21







Fig. 22





12/19




Fig. 25




Fig. 26



13/19




Fig. 27




Fig. 28

+



TITLE: ESD/EOS PROTECTION STRUCTURE FOR INTEGRATED
CIRCUIT DEVICES (AS AMENDED)

Inventor: Mark McQueen
Serial No.: 09/146,851
Docket No.: 2269-3522.2US

14/19




Fig. 29
(PRIOR ART)




Fig. 30
(PRIOR ART)





Fig. 31
(PRIOR ART)




Fig. 32
(PRIOR ART)



09/146,851
SEP 23 2002




Fig. 33
(PRIOR ART)




Fig. 34
(PRIOR ART)



17/19




Fig. 35
(PRIOR ART)




Fig. 36
(PRIOR ART)



18/19




Fig. 37
(PRIOR ART)




Fig. 38
(PRIOR ART)



19/19




Fig. 39
(PRIOR ART)




Fig. 40
(PRIOR ART)